

ABSTRACT

A device such a network device implemented as a hardware-based multi-threaded processor is described. The processor can execute a computer instruction that is a write queue
5 descriptor count instruction that causes the instruction sequence to write a single word containing a queue count for each of a number of queue entries in a queue array cache.

20342511.doc

20342511.doc